I. INTRODUCTION
Test systems of electronic industry generate test actions for electronic packages in the form of pulse patterns. Test signal pulses should be synchronized with the clock signal of the system in UHF band, conform to test logic and have preset time and amplitude parameters. Modern testing systems of electronic industry should have temporal resolution of 0.1...10 ps and synchronization error of not more than 10...30 ps per channel [1] .
Traditional method of generating test signal, which features structural simplicity and is widely used in generator channels, lies in building the sequential chain: digital-toanalog converter (DAC) and controlled buffer generator. One of variations of this method is the switching of load either to the source of reference voltage or to zero (or to the source of two reference voltages). Increasing the frequency of generated signal leads to increase in difficulty of multiplexer construction and lessens the accuracy of setting the voltage over parasitic reactivities and parasitic couplings.
The wide application of the method of complete sets of contact-wise resources allows solving the multichannel problem by replication due to the mutual independence of the channels, but this path is characterized by hardware redundancy and errors due to nonidentity of resource sets in the channels. For example, the time parameters of test signal are controlled in four channels. The values of discrete step (10 ps) and error (100 ps) reveal the usage of method of analog interpolation along with setting the time parameters of pulses in certain frequency range. The selection of phases for each of the contacts of the module under test is carried out in the main test program of the system.
The synchronization board has resolution of 10 ps (errorunknown) and largely determines the level of time parameters of the system. The board allows generating the signal with the shape determined by three independently set rises. Individual differences within one test vector cycle can be selectively delayed for up to four cycles.
In this complex, the time positions of the signal rises can be set independently of each other with the steps of 100 ps, and the cycle time can be varied with the same step. Within one cycle, one can set both the rise and position of the strobepulse, used to evaluate the parameters of the electronic package ("write strobe"). Individual rises or whole signals can be shifted outside the cycle, yielding up to six rises in one cycle. Their number is limited to a minimum pulse duration (5 ns), which is determined by the limits of a contact electronics. For each of the contacts, 64 different waveforms can be selected. It is also possible to set 126 sets of contact signals and vary the cycle time.
A time delay device based on SQUID has a small discrete of time delay in the picosecond range. The two-pin SQUID creates a current drop from which a rapidly rising sawtooth signal is generated, compared with a controlled DC voltage. This provides a delay in the range of up to 350 ps.
High-speed systems use gallium arsenide hardware. It allows obtaining a short rise duration of the clock signal [2] . For example, the "Logic Master XL 100+" system has the error of setting the rises of no more than 100 ps [3] , and the recording strobe is set anywhere in the cycle or in the next one.
Russian designs are cumbersome due to low level of hardware. Their main parameters can be estimated as follows. Working in the frequency range of up to one gigahertz and having four channels (besides the clock channel), they have frequency setting error of up to 3 %. The maximum duration of output pulses in the frequency range of above 500 MHz is not more than half of the signal period, and for the frequencies below 500 MHz -not more than a quarter of the signal period. In this case, setting the pulse duration and the step of its setting, which is approximately 0.1 ns, have the error of about 15 %. The moment of start is controlled only in one channel of four -in the range up to 6...10 ns with the same error of about 15 %.
The initial time error of the channels reaches ± 150 ps ("misphasing"). There is an output for synchronization of the external device, tied to the code combination of one of the channels, with the possibility of shifting the output signal relative to the code combination in 16-bit increments. Parasitic modulation of the time shift between the sync pulse and the code combination is more than 50 ps.
In the "Elekon-SF" system, the clock unit (CU) is a software-controlled device that provides clocking and building of a time diagram of the operation of the system of the large (super large) integrated circuit under study (LSIC, SLSIC). It provides generation of several pulses with programmable durations and delays relative to the clock signals or relative to each other. The functional-parametric control of the dynamic parameters is achieved by moving the strobe pulses within the clock and appropriate changes in the CU operation.
In the four-channel test-sequence generator (TSG) "13SI-300-004", the calibration pulses, having sub-ranges of the repetition frequencies (1000, 800, 500, 300, 100, 50, 10, 5, 1) MHz, have a small time shift discrete and a small error of setting the average value. However, the random component of the error significantly exceeds the systematic one.
Another method of constructing the synchronization subsystem is to set the accuracy of the system synchronization generator at certain level and to connect to it, as slaves, several contact synchronization generators having a more narrow range of time variation but higher accuracy. Such a use of the system synchronization generator (as a rough control means) provides the same accuracy of specifying the time parameters of the rises of both the millisecond and nanosecond signals. The actual measurement is performed by the time measuring unit that allows measuring delays, durations of pulse and their fronts on the contacts of an electronic package.
If such a system provides the independent synchronization of signals for each of the contacts of the device under test, it allows testing products with different synchronization requirements for different contacts.
II. PROBLEM DEFINITION
During generation of test signals, it is necessary to ensure clocking of the system and the generation of time diagrams. The system clocking involves initial binding (phasing) of the clock pulses in the system channels using a system synchronization generator, as well as generation of clock pulses in channels using channel synchronization generators. Construction of the system time diagrams performs the following functions.
1 Generation of a program-controlled delay and pulses duration for controlling the work of drivers.
2 Generation of the delay between the test vector and the output action, which takes into account the internal delay of the signal propagation delay in the device under test.
3 Generation of the strobe signals for controlling the work of comparators.
4 Generation of the required pulse duration for a testing action.
A review of the sources has shown that the setting of time parameters is performed in the following basic ways.
1 By comparing the signal levels of the line voltage generator (LVG) and DAC.
2 By using the process of the charge accumulation on the capacity.
3 By controlling the electrical length of the delay line (DL).
4 By discrete controlling the combinational circuits on digital integrated circuits.
5 By using discrete phase generators.
In the fifth method the phase methods are only used to build individual structural units of the system. The methods 1...4 have the error of setting the time parameters of 0.005τ + 3 ns.
In order to work in a wide frequency band, it is necessary to distinguish two methods from pulsed signal generators with controlled repetition frequency. The first method is based on delayed feedback generators [4] with multiplexing (two channels to one). In this method, frequency demultipliers with variable-division ratio (VDR) and electronically controlled delay circuits with a small discrete are used as delay elements.
The second method -a specified number of pulses is "detached" from the initial pulse sequence according to the commands coming from the control unit [5] . Next, a sequence of pulses controls the final actuator component, which generates a signal with specified repetition frequency.
Considering the possibility of adjusting the length of rise and fall, it is necessary to indicate the adjustment method from [1] . At the output of each channel that forms the test signal, a filter is installed, and its adjustment is performed by the filter settings program. It is known that the pulses rise duration τ R and the frequency band determined by it are connected by the expression Δf ≈ 0.35/τ R . Therefore, changing the value of τ R from 100 ps (Δf = 3.5 GHz) to 100 ns (Δf = 3.5 MHz) requires adjusting the value of Δf in such a way that the filter was charged at its wave resistance in a specified frequency band. Otherwise, the transmission error of test signal amplitude will occur.
Adjustment of rise and fall duration is performed by overcharging the capacitor with adjustable current. The rise duration τ R (fall -τ F ) is determined by the expression Considering the task of adjusting the values of low and high levels of pulses in the generator channel, it should be noted that within the universal test systems the driver is the only node in which the differences in the parameters of a wide range of the investigated electronic packages are most fully reflected. These are the ranges and the accuracy of setting the static and dynamic parameters of stimulating signals, as well as the need to ensure testing of the objects with bus structure. Setting the stimulating actions, only the driver has direct contact with the object under test. The driver inputs receive signals with logical levels, and a large set of signals is read from the output for testing specific range of electronic packages.
The signals generated by the drivers should correspond to the specified levels of logical "0" or "1", as well as the time of switching between these levels. The driver should work in a wide frequency band (megahertz -gigahertz). The signals generated by the driver should be able to program the rise and fall times in the nano-and subnanosecond ranges.
In order to conduct tests of high-speed and ultra-highspeed electronic packages, the driver should have high load capacity and high switching speed of programmable high and low voltage levels. For testing the objects with bi-directional buses, each channel of the system should have a mode for disconnecting the driver from the output of the object under test (engaging the "third state") in real time. The on and off speed must correspond to the type of electronic package under monitoring.
In drivers, the current key is widely used to generate amplitude changes. Such a driver allows obtaining a high rate of changing the levels of the test signal at their specified value. However the switching of the test signal level cannot be carried out with high accuracy and at the minimum possible time.
Shapers based on the current keys utilize the method of setting the increment current proportional to the amplitude of test signal. The output signal is generated in the resistor during the current passing and is equal to the lower or upper value of the test pulse. The current key in the transistors with current gain frequency limit f α = 1500 MHz allows generating pulses with the rise and fall duration of 250 ps and signal frequency of 620 MHz, and controlling the pulse amplitude in the range of [0.5; 1.5] V.
The rise duration t R on the output of the current key is defined by the expression: t R = (2t P t IN ) 1/2 with t P ≤ t IN /2 , where t IN is the rise duration of the input signal; t P is the rise duration of the input signal without the input pulse and
, where I 0 is the summed emitter current of the key transistor; R S is the internal resistance of the signal source; r B is the transistor base resistance; U IPA is the input pulse amplitude; R E C E the load resistance and capacity.
Thus, in order to acquire the duration t R = 100 ps with standard parameters of ultrafast bipolar transistors (I 0 = 10 mA; R S = 50 Ω; r B = 20 Ω; U IPA = 1 V; R E = 50 Ω; С E = 2 pF; t IN 
Negative value of the frequency indicates the impossibility to use the aforementioned solution to generate the signal with the rise and fall durations of 100 ps. These options are also impossible:
-increasing in the value of U IPA by 3...5 times, for example, by the shapers on the charge-storage diodes (SSD), since the maximum permissible parameters of the input transistor will be exceeded;
-reducing the collector current of the transistor does not provide its amplifying parameters;
-decreasing R S and R E values requires special flow lines with a wave resistance of less than 50 Ω and puts the active elements in the source of the input signal and the shaper in heavy thermal and electric modes;
-decreasing the r B and C E is extremely difficult -this is determined by the level of development of electronic industry.
We can conclude that the channels identity, minimization of the number of matching paths and accuracy in the nanoand subnanosecond ranges are practicable if the driver is moved to the proximity electronics. In this case, the effect of the channels on each other appears, disrupting the time relationships between the signals in the channels. In the AMC-1134 system, the influence of electrical and electromagnetic bonds leads to the "capture" of a channel by another channel with a time shift of 1 ns or less. On design level it is possible to lower the threshold of operation capacity to the values of the time shift (approximately 0.5 ns).
Considering the output channel signal as periodic signal with the period T and representing the pulse by the function:
where α > 0, U MS , τ S , α are the amplitude, duration and coefficient of the pulse form respectively, we acquire an expansion in a Fourier series:
where Q is the porosity. Table 1 gives an estimate of the harmonics amplitudes in the pulse spectrum depending on the pulse parameters. It can be seen that the test pulse is an ultrabroadband noise, protection from which requires observing the rules of electromagnetic compatibility; it is also cumbersome and impossible in the proximity electronics. The effect of noise on neighboring nodes results in the displacement of operating points, the triggering levels and, as a consequence, to a malfunction or errors. The accuracy of setting the parameters is less than potential accuracy. Proceeding from the foregoing, to date, an adequate solution of this problem can be considered manufacturing the non-remote driver, with the observance of the requirements of electromagnetic compatibility, sending signals to the package under test via ultra-wideband transmission lines. It can be concluded that in Russian and foreign systems the test action for the electronic packages under test are generated via the methods that do not allow going to the UHF band and obtaining with high accuracy test signals with given parameters at the object inputs.
Increasing the speed of modern electronic packages has led to the need for significant increase in the speed of functional tests -up to 1...1.5 GHz. This determines the requirements for the TSG on the generation rate of the test sequence. Test systems tend to develop more slowly than the requirements for electronic packages. This is due to the fact that the test systems are only capable to use LSIC and SLSIC that have passed the full cycle of reliability tests. These are the products perfected and belonging to older generations.
It is necessary to choose the solution observed in [6] , where another method of generating a test signal and setting its amplitude is proposed. Here, a harmonic signal is used as a reference signal in the shaper of the test signals with a stroboscopic sample and hold device (SHD). At the same time, the speed and accuracy of setting the parameters of the test signals are maintained.
Necessary high-speed nodes are the SHD, comparators and feedback strob-converters. Modern sample and hold devices, based on gallium arsenide, with the storage time of 1...2 μs, the top drop reaches 1 %, and at 10 μs reaches the value of 5...10 %. Accuracy of storage is achieved due to stroboscopic SHD, based on the feedback strob-converters (FSC). Fixing in the first stage the nominal level of the output voltage, obtained by reading the known amplitude value of the harmonic signal, the desired value of the test signal is set by the phase readout.
Thus, specific structural methods of generation should be used to ensure the required technical characteristics of the TSG -high speed generation of test sequence (TS) and highly accurate setting of the pulse parameters, as well as timing the signals in multi-channel systems.
III. THEORY
Phase method of generating test signals
Each method of generating test signals has its advantages and disadvantages, and therefore is used in testing specific classes of electronic packages. There are both specialized test signal generators and universal programmable test sequence generators, in which it is possible to choose the method of generation of a test sequence. Since the method of constructing a TSG should provide the most complete testing of objects in an acceptable time, it is necessary to make a compromise between the hardware complexity of the generator and its functionality.
The characteristics of the system clock generator largely determine the speed and other parameters of the entire system. To minimize the random component of the total error in setting the amplitude and time parameters, it is necessary to have the system reference generator (RG) with minor phase noise. All subsequent nodes, units and devices will only add their noise. The criterion of phase noise can be the level of low-noise quartz generators: minus (120...150) dB/Hz with the tune-out of the carrier by 1 kHz. The functions of the synchronization subsystem are shown in [1] .
The nonidentity of the signal delay in the channels should be corrected. It is necessary to pick out the information about the non-identity of the channels and introduce an additional delay, storing its value for a working period of time. In order to do this, during the correction to the memory of the TSG, it is necessary to load the command to generate a "meander" signal, and the output signals of the drivers of the sync-and test-channels are fed to the analog multiplier (phase detector). Next, the ring of automatic phase control (APC) initiates.
Compensating the channel mismatch could be achieved by super high-speed counters with a preset, for which purpose it is necessary to select the number of large temporal discretes. The APC only has to process the mismatch by the value of less than 1 ns (Figure 1 ).
The accuracy of the signal binding of the output test sequence to the pulses of the clock generator is an important metrological characteristic of the TSG. The accuracy is characterized by the time between the arrival of the clock pulse at the synchronization input of the TSG and the moment of appearance of the next bit of the test sequence at its output. The delay of the next TS bit relative to the start of the clock during the operation of the TSG should remain constant. This is necessary to ensure the correct operation of other devices included in the test system, in particular -code formatter and the logic levels shaper. The constancy of the delay value is also necessary for accurate determination of the moment of measurement of the signal parameters at the outputs of the electronic package under test. Fig. 1 . Eliminating temporal non-identity of the channels A controlled electronic delay line is necessary to compensate the temporal non-identity in the signals propagation within the logic circuits in a phase synthesizer, as well as in the registers and multiplexers. The clock signal for controlling the dead-end stage of the multiplexer passes through a delay line, and thus, the synchronization of the clock signal with the signals at the input of the multiplexer is achieved.
Such synchronization ensures the generator efficiency in the entire frequency range, since propagation delays in circuit elements at high clock speeds can be comparable to or even exceed the signal period at the control input of the multiplexer. This leads to a failure of generation at certain frequency intervals and disruption of the relationship between the external clock pulses and the signal at the output of the TSG.
Constructing test signal generators
To ensure the universality of the TSG -that is, the possibility of generating a TS of an arbitrary type for testing the objects with irregular logic -it is necessary to use a deterministic method. Since the device should operate up to very high frequencies (1...1.5 GHz), it is necessary to use the hardware, which has maximum speed. The elements of ECL (for example, the 1500 series) have the highest speed among the Russian integrated circuits of wide application. The series has a wide functional set and a propagation delay time of about 0.75 ns per gate.
But the maximum clock frequency, on which devices based on triggers and 1500 series registers reliably operate, does not exceed 350 MHz. Therefore, in the output stages and in the synchronization device, it is necessary to use elements with limiting speed (for example, the 6500 series), manufactured using the buffered field logic (BFL) technology on arsenide gallium transistors with a Schottky barrier. Since these integrated circuits have increased power consumption, it is necessary to minimize their number in the TSG. To minimize this, it is necessary to apply a method of multiplexing several channels into one.
TS frequency of 1 GHz requires multiplexing of four channels. The maximum clock frequency in each channel cannot exceed 250 MHz. The combination and sequential elements of ECL work steadily at this frequency. Also, it is possible to increase the maximum clock frequency of the TS up to 1600 MHz and higher -with the operation of ECL elements at the limiting frequencies of 400...450 MHz.
The implementation of a TSG with a clock frequency of more than 1 GHz on discrete elements is complicated. Output nodes of such TSG must be made in an integrated version based on the base matrix crystals or custom LSIC of highspeed ECL or BFL series. Integral technology allows eliminating or significantly reducing: the circuit capacitance, inducing the flow line conductors, mismatching of wave resistances, etc. Such factors have a decisive negative influence in the UHF band on the efficiency of circuits assembled on discrete elements.
Thus, in order to form a TS, it is necessary to use the RAM access method with the conversion of parallel code to sequential. To obtain a high frequency of the TS, it is necessary to multiplex four channels into one. The TSG circuit includes the following main nodes (Fig. 2) . In order to search through all sixteen RAM addresses, a four-digit address counter is needed. To perform a specified number of cycles of TS generation, a cycle counter is provided in the TSG structure, which is a binary substraction counter with a preset. The pulses of the end of counting go to its clock input from the address counter. When the counter value is zero, a stop signal for the TSG is generated.
Let us estimate the required counter performance. With the TS length of 256 bit and the generation clock frequency of 1 GHz, the cycle time is 256 ns. Therefore, the maximum pulse repetition rate at the counter input will be approximately 4 MHz.
IV. EXPERIMENTS RESULTS
The following correction method is used in the UHF band. The channels of the system set the type of the signal as "meander" or harmonic. The channels output signals are fed to the broadband analog multiplier (phase detector -PD) and then the ring for automatic phase control is created. The signal from the PD output is digitized and processed via the automatic control ring. The correction ends when it enters the steady state, and the memory element (serially connected between the analog-to-digital converter (ADC) and the DAC) stores the value of the correction signal. The next correction is carried out either automatically, or at the operator's request.
In order to engage the APC ring into the control mode, high-speed counters with a preset are used. They can also be used for microprocessor automatic correction if a discrete shift in made between channels, for example, of 1 ns. The APC only has to process a mismatch with the value of less than 1 ns. An electronically controlled time delay based on a charge-storage diode (CSD) was used as an operating element (Fig. 3) . The reference generator synchronizes all system channels, as well as a 1 GHz generator (via phase locking). A 6500 series counter with a preset can work in both a cyclic counting mode and a one-time counter. The broadband phase detector is an analog multiplier based on the MIS-15 integrated circuit (1...1000 MHz). The ADC and DAC of the channel memory element are not high-speed (572 and 817 series). The normalized static characteristic of broadband PDs based on integrated circuits of the two-balanced analog multipliers MIS-15 and "Opal" has a cosine character.
In order to decrease the value and the discrete of the set delay, to increase accuracy and frequency range, a digital synchronized analog DL has been developed, with the parameters: a total delay of 15 ns (possibly increasing); the error of setting the delay value is not more than 20 ps. This digital analogue DL refers to the "delays of the time diagram generators" -w the delay count starts at the input pulse, and the output rise (signal) is given out after a programmable time interval. Dynamic control is possible when one can set an independent delay value for each start.
In the analog DL, the delayed signal synchronizes the clock generator operating in the UHF band (1 GHz) to obtain a spectrally pure signal, which is accomplished by phase locking with a fixed (or variable) frequency divider in the feedback loop. The delay code is stored in the counter with preset, covered by a diode-resistor circuit "AND". The gate controlled by the counter allows the output of the delayed signal to pass through a programmable time interval.
The period of the timing signal, determining the resolution, is formed by the system of pulse-phase locking with division. The output signal with a frequency of one megahertz, passed through the control phase shifter, is controlled by a tunable PL generator, from which the timing signal is read. The value of its frequency lies in the range of 500...1000 MHz and is determined by the division coefficient N (VDR) of the PL system. This sets the value of a large discrete of programmable delay (from 2 to 1 ns). The value of minor discrete is set by a phase shift, introduced by a phase shifter, and is determined by the expression: t T = (T T /360)N (where T T is the clock signal cycle.
During the experimental check, the frequency of the input signal of the PPL system was 128 MHz, the frequency of the signal at the input of the phase shifter was 2.56 MHz. The output signal had a frequency of 1024 MHz, and the minimum introduced phase shift was 0.1125°. At such values, a large discrete is 976.5625 ps, and minor discrete is 125 ps.
A PL tunable generator (TG) is a harmonic signal generator with a tuning factor of 2...2.3. To generate a pulse signal over the entire frequency range, the 6500 series arsenide-gallium element is used with an operating point in the middle of the transit characteristic. The 6500IE4 series counter with preset is used. To ensure a one-time mode (except periodic), it is covered by the feedback through a dioderesistor circuit "AND". The use of 3A529B diodes allowed working at a frequency of 1150 MHz. The output gate on the element is of the 6500 series. As the pulse-phase detector of the PPL system, the arsenide-gallium integrated circuit 04PP002 (ring mixer based on Schottky-barrier diode (SBD) is taken.
The total value of the systematic error of such digital DL is determined by the degree of astaticism of the PPL and PL systems, and the error of setting the angle (not more than 0.005°). The first component of the error can be determined experimentally and eliminated by changing the set angle, and the second has a value of approximately 6 ps at f T = 512 MHz, f О = 2.8 MHz.
The random error total value is determined by the phase noise of the PPL and PL systems. The main influence has the phase noise of the PL TG over a big adjustment factor. The ratio of the spectral density of the total power of one side band of noise to the total oscillation power at the signal frequency of 1 GHz and the analysis frequency range of 10...200 kHz is minus 28 dB, which gives the peak value of the phase deviation up to two degrees (or the peak deviation of the delay from the established up to 6 ps).
The DL total error contains a component of the error caused by the "pulse memory". The delay of the signal rise changes depending on the recent presence of other rises, which leads to a compression of short pulses. For an arsenidegallium hardware, the change in pulse duration is associated with the asymmetric transfer characteristic of the buffered gate in the output shaper. Optimization of electrical circuits and the design of integrated circuits can overcome the problems of their application.
V. DISCUSSION
Optimization of the analog DL by changing the way it is implemented does not have significant effect on the generation of precision delays. Structures based on path-finding use passive signal transmission lines, digital logic gates and RC circuit delays. Such a solution does not allow the construction of a precision analog DL in the UHF band for femto-and picosecond delays.
A construction-wise simple method of generating a programmable delay is the use of the LVG in combination with a comparator. A high-speed comparator is required here, for example, K6401SA1. It has a signal propagation delay of 0.5 ns and a frequency range of 0...1.5 GHz. However the factors, that determine the total error of such analog DL in the UHF and picosecond band, limit the frequency range and in addition to this the total error is unacceptably high. These factors include: the LVG linearity and the instability of its launch time in combination with the requirement to operate over a wide frequency range.
Analog DL could be generated by adjusting the current of the capacitor charge or changing the capacitance of semiconductor junction. However in this case the transfer function is nonlinear in the UHF band. Adjusting the time of the capacitance charge C by direct current I 3 between two limiting levels u 1 and u 2 remain bound by inversely proportional dependence between the capacitance and pulse duration -according to formula: τ = (u 1 -u 2 )C/I 3 .
The implementation of the time delay by digital program control using the "code -parameter" method has the error of 5...10 % in the range from 5 ns to 1 ms. The describes a device having a delay resolution of 0.1 ns in the range 0...7 ns at the input pulse frequency of at least 700 MHz with an error of the of approximately 30...50 ps. Minor values of delays are created by electrically controlled spiral DL, to each coil of which a varicap 3A610B is connected. The control is performed by a DAC. The setting error (depending on the delay value) lies in the interval (50; 0.7) %. This limits the frequency of the input signal.
Comparing such a solution with the described above phase method used for generating test signals, it can be asserted that the spiral DL method loses both in broadband and in accuracy. The phase method, providing synchronism with the accuracy of 0.1 degrees at the frequency of 1000 MHz, has an error in setting the average delay value of not more than 0.3 ps. There is also no gain in the random component of the total error. In addition, the impact of destabilizing factors is not being processed.
The implementation of the delay time by the "path delay" method, when the path length is changed over discrete steps by the electronic coupling of various fixed capacitors to a time-setting node, or microstrip delay lines has similar disadvantages over the width and accuracy of the frequency range.
At the same time, the generation of the DL described above in the third section is open for controlling by the clock generator in the phase and allows increasing the resolution of the delay to 10...100 ps and less (small discrete), with the possibility of a wide variation of the large discrete value (1...1000 ns).
VI. CONCLUSION
The presented material shows the possibility of generating periodic and irregular pulse sequences in wide ranges of frequencies and amplitudes in the picosecond range with high accuracy of setting and adjustment of the pulse parameters. The output signal is formed in the levels required for the electronic package under test. The complication of the output shaper by introducing varicaps makes it possible to adjust the duration of the pulse rise (fall) upward.
Multiplexing of data from several channels into one shows that this configuration of channel RAM and maintenance of 4...8 channels via one controller, a continuous UHF TS is implemented without a reboot. This allows having a long TS with a small memory capacity of the channel. This configuration of the TSG is a compromise between the requirement for big RAM for generating long TS and the rapid reboot of the channel, which does not lead to interruptions in the generation.
In practical implementation, the parasitic passage of signals, present at the inputs of the multiplexers, has a significant effect on the instability of the output parameters of the PL units. This leads to deformation of the rise (fall) of the frequency synthesizer output signal. The introduced change in the time position of the synthesizer output signal is easily taken into account during auto-calibrating, since this change at a fixed frequency is constant due to the construction of a coherent synthesizer. Applying specific measures during tracing the boards of the synthesizers allows reducing the levels of parasitic passage of input signals and reducing the peak displacement value of the moment of appearance of the output pulse to a value of 5...8 ps. The experimentally obtained total rms value of the time noise of the output signal synthesizer is not more than 7 ps at a frequency of 1 GHz.
The results obtained during the work show the possibility of creating generator channels of test systems with high technical and operational parameters that allow performing parametric measurements and functional monitoring of electronic packages in the UHF band. Technical solutions will allow creating certain hardware for the assembly of electronic terminals nodes.
Because of the insufficient accuracy of Russian devices, it is worth mentioning the method of comparing the measured interval duration with the period of the harmonic signal of the standard UHF generator via the screen of a two-channel stroboscilloscope. In this case, the error of setting the frequency of the reference generator should not exceed 0.5...1 %. Such frequency setting accuracy in the HF and UHF bands is provided by phase lock based generators (for example, G4-151).
